Experience
  • knowledge
    • AI
    • Business
    • Human
    • home
    • Life
    • SW
      • _review_needed
      • CompArch
      • concurrency
      • DB
      • IMPL
      • index
      • OS
        • _data
          • abort
          • ABI; Application Binary Interface
          • ALU; Arithmetic Logic Unit
          • Banker's ALG
          • critical section
          • directory
          • DMA; Direct Memory Access
          • fault
          • FCFS; First Come First Served
          • hierarchical(multi-level) paging
          • HW synchronization primitive
          • IO device
          • IR; Instruction Register
          • Locks
          • MAR; Memory Address Register
          • MBR; Memory Buffer Register
          • Monitor
          • multi-programming
          • mutex
          • Mutual Exclusion
          • NT(Non-Temporal) instruction
          • PA; Physical Address
          • page fault
          • PC; Program Counter
          • Priority Scheduling
          • PSW; Program Status Word
          • PTE; Page Table Entry
          • race condition
          • CPU scheduling criteria
          • CV; Condition Variables
          • Dining-Philosopher PS
          • Semaphores
          • Bounded-Buffer PS
          • spinlock
          • swap
          • TAS; Test-And-Set
          • thrashing
          • CSR; Control and Status Register
          • VA; Virtual Address
          • CU; Control Unit
          • detection ALG
          • resource-allocation graph ALG
          • SJF; Shortest Job First
          • working-set model
          • time-sharing
          • Reader-Writer PS
          • RR; Round Robin
        • critical section PS
        • deadlock PS
        • dual-mode operation
        • file
        • interrupt
        • mass-storage management
        • OS; Operating System
        • page table
        • paging
        • process
        • system call
        • trap
        • cache memory
        • VM; Virtual Machine
        • 나중에
        • context switch
        • virtual memory
      • PL
      • System Design
      • Technology

CSR; Control and Status Register

WHAT

components

PC; Program Counter
IR; Instruction Register
PSW; Program Status Word
  • Condition Codes
  • Interrupt Enabling Code
  • Supervisor/User Mode Code

On this page

  • WHAT
  • components
  • [[PC; Program Counter]]
  • [[IR; Instruction Register]]
  • [[PSW; Program Status Word]]

Backlinks

  • dual-mode operation
    note
  • register
    note